summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorFelix Singer <felix.singer@secunet.com>2020-04-06 10:54:42 +0200
committerNico Huber <nico.h@gmx.de>2020-04-07 11:24:35 +0000
commit192666f352633466158af1974ecb617395705959 (patch)
tree4755aac12ba0820e7083937420869a5a21abad7d /src/southbridge
parent66579d4e362bb640a9c9e2d960d72c6c37ff67cc (diff)
sb/intel/bd82x6x: Drop PCI resource reg override
Assignment of PCI resource registers is up to the allocator. Therefore, drop override of the PCI resource register. Change-Id: I184a263c81aa8a434fcd153406b73058914cb2f9 Signed-off-by: Felix Singer <felix.singer@secunet.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40230 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/bd82x6x/sata.c5
1 files changed, 1 insertions, 4 deletions
diff --git a/src/southbridge/intel/bd82x6x/sata.c b/src/southbridge/intel/bd82x6x/sata.c
index 310d1a291d..2693e2b63a 100644
--- a/src/southbridge/intel/bd82x6x/sata.c
+++ b/src/southbridge/intel/bd82x6x/sata.c
@@ -114,10 +114,7 @@ static void sata_init(struct device *dev)
/* IDE */
printk(BIOS_DEBUG, "SATA: Controller in plain mode.\n");
- /* No AHCI: clear AHCI base */
- pci_write_config32(dev, 0x24, 0x00000000);
-
- /* And without AHCI BAR no memory decoding */
+ /* Without AHCI BAR no memory decoding */
reg16 = pci_read_config16(dev, PCI_COMMAND);
reg16 &= ~PCI_COMMAND_MEMORY;
pci_write_config16(dev, PCI_COMMAND, reg16);