diff options
| author | Stefan Reinauer <stepan@coresystems.de> | 2010-04-23 19:16:30 +0000 |
|---|---|---|
| committer | Stefan Reinauer <stepan@openbios.org> | 2010-04-23 19:16:30 +0000 |
| commit | 116ec61844982961aab8f89f1dfee1572ffac843 (patch) | |
| tree | 37ec5a8bb9ddde4001c77eeb57ea4d1e8bb6a84e /src/southbridge | |
| parent | 1ad9f29886a547d597b609d496512d151b5c6531 (diff) | |
zero warnings days...
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5484 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge')
| -rw-r--r-- | src/southbridge/amd/rs690/rs690.c | 3 | ||||
| -rw-r--r-- | src/southbridge/amd/rs690/rs690_pcie.c | 4 | ||||
| -rw-r--r-- | src/southbridge/nvidia/ck804/ck804_early_setup.c | 2 |
3 files changed, 7 insertions, 2 deletions
diff --git a/src/southbridge/amd/rs690/rs690.c b/src/southbridge/amd/rs690/rs690.c index caf838aacf..0d6db72393 100644 --- a/src/southbridge/amd/rs690/rs690.c +++ b/src/southbridge/amd/rs690/rs690.c @@ -104,8 +104,7 @@ void static rs690_config_misc_clk(device_t nb_dev) set_htiu_enable_bits(nb_dev, 0x05, 7 << 8, 7 << 8); } - -u32 get_vid_did(device_t dev) +static u32 get_vid_did(device_t dev) { return pci_read_config32(dev, 0); } diff --git a/src/southbridge/amd/rs690/rs690_pcie.c b/src/southbridge/amd/rs690/rs690_pcie.c index ad2e871db4..f02e0d73b4 100644 --- a/src/southbridge/amd/rs690/rs690_pcie.c +++ b/src/southbridge/amd/rs690/rs690_pcie.c @@ -105,6 +105,7 @@ static void PciePowerOffGppPorts(device_t nb_dev, device_t dev, u32 port) } } +#ifdef UNUSED_CODE static void pcie_init(struct device *dev) { /* Enable pci error detecting */ @@ -118,6 +119,7 @@ static void pcie_init(struct device *dev) dword |= (1 << 30); /* Clear possible errors */ pci_write_config32(dev, 0x04, dword); } +#endif /********************************************************************** **********************************************************************/ @@ -355,6 +357,7 @@ void config_gpp_core(device_t nb_dev, device_t sb_dev) ValidatePortEn(nb_dev); } +#ifdef UNUSED_CODE /***************************************** * Compliant with CIM_33's PCIEMiscClkProg *****************************************/ @@ -395,3 +398,4 @@ void pcie_config_misc_clk(device_t nb_dev) reg &= ~(1 << 0); pci_write_config32(nb_dev, 0x4c, reg); } +#endif diff --git a/src/southbridge/nvidia/ck804/ck804_early_setup.c b/src/southbridge/nvidia/ck804/ck804_early_setup.c index bfa0495577..fd5899a074 100644 --- a/src/southbridge/nvidia/ck804/ck804_early_setup.c +++ b/src/southbridge/nvidia/ck804/ck804_early_setup.c @@ -3,6 +3,8 @@ * by yhlu@tyan.com */ +#include <reset.h> + static int set_ht_link_ck804(uint8_t ht_c_num) { unsigned vendorid = 0x10de; |