diff options
| author | Subrata Banik <subrata.banik@intel.com> | 2018-09-28 19:56:54 +0530 |
|---|---|---|
| committer | Duncan Laurie <dlaurie@chromium.org> | 2018-10-09 20:10:12 +0000 |
| commit | 819b143925bc060b09ccb39b9a9395fd09f1b014 (patch) | |
| tree | 8e97f053e12c8bd20f30e4ccffe8fbd6c8a6ff01 /src/southbridge | |
| parent | 46caf09598575747070c599dbfd9abca9e96b831 (diff) | |
soc/intel/cannonlake: Ensure FSP don't override ITSS IPCx registers
This patch save and restore ITSS IPCx register before and after
FSP-S call.
Change-Id: Iea9356b4404d2fa49ea62ef7bc2c72f125054ff3
Signed-off-by: Subrata Banik <subrata.banik@intel.com>
Reviewed-on: https://review.coreboot.org/28792
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Reviewed-by: Furquan Shaikh <furquan@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions