summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorDavid Guckian <david.guckian@intel.com>2015-11-09 16:19:18 +0000
committerMartin Roth <martinroth@google.com>2015-11-16 17:39:55 +0100
commit5f06d53bdb3621ff9e232d4f070f9ff4bbacfa4c (patch)
tree748ec467635dabba8a646fba52e9c75181f2cec0 /src/southbridge
parentdc4cb05763fa029d7495f7aa37194f3ee5abaf05 (diff)
intel/fsp_rangeley: Load BSP microcode in bootblock
Load microcode to BSP in bootblock so later on the FSP TempRamInit call will return with success. The updated fsp1_0 driver calls TempRamInit API with dummy microcode, so FSP will not handle the microcode load. If BSP is not loaded with microcode before calling TempRamInit API, the call will fail with error No Valid Microcode Was Found. Change-Id: I9c55acaf3353a759bb0119f0a5402a704ffb2c4a Signed-off-by: David Guckian <david.guckian@intel.com> Reviewed-on: http://review.coreboot.org/12367 Tested-by: build bot (Jenkins) Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: York Yang <york.yang@intel.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions