summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-09-02 20:48:29 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-09-14 07:07:12 +0000
commit19b2599cb50265d88b643c43543319136245e6b2 (patch)
tree697733ba2dc23c4648ad27179f49977c2992a523 /src/southbridge
parentd9f1b04ec5f87c05da60c5da84df35624ecd0fac (diff)
sb/intel/lynxpoint/acpi: Do not determine PCH type at runtime
Both PCH types are very different, and mixing the code for both together isn't useful. Make `ISLP` return a constant, so that IASL can fold it. Change-Id: I6222d6661115d444d4dad0217c2d376dc551465c Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45048 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge')
-rw-r--r--src/southbridge/intel/lynxpoint/acpi/pch.asl6
1 files changed, 1 insertions, 5 deletions
diff --git a/src/southbridge/intel/lynxpoint/acpi/pch.asl b/src/southbridge/intel/lynxpoint/acpi/pch.asl
index e1bd64f4fb..154633d14f 100644
--- a/src/southbridge/intel/lynxpoint/acpi/pch.asl
+++ b/src/southbridge/intel/lynxpoint/acpi/pch.asl
@@ -7,11 +7,7 @@ Scope(\)
// Return TRUE if chipset is LynxPoint-LP
Method (ISLP, 0, NotSerialized)
{
- If (LEqual (\_SB.PCI0.LPCB.DIDH, 0x9c)) {
- Return (1)
- } else {
- Return (0)
- }
+ Return (CONFIG(INTEL_LYNXPOINT_LP))
}
// IO-Trap at 0x800. This is the ACPI->SMI communication interface.