summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorWerner Zeh <werner.zeh@siemens.com>2017-09-12 08:58:44 +0200
committerWerner Zeh <werner.zeh@siemens.com>2017-09-14 18:12:49 +0000
commitefd0eb35af5e5620331d885d3140c734a6fc9098 (patch)
tree7f0a588f79ef3b2da7ac607e56bc88bf68edc6ed /src/southbridge
parent35cceb861c90083ea5dd6ad084141280d905aa36 (diff)
siemens/mc_apl1: Add delay to wait for legacy devices
There are old legacy onboard devices which are too slow for a coreboot boot with log level BIOS_ERR. In this case coreboot is so fast that these devices do not have enough time to become visible on the PCI bus and this in turn leads to missing resource allocation for this devices. The most generic way to work around this problem on existing hardware is to introduce a delay right before the PCI enumeration starts. The needed delay time depends on the hardware and will therefore be get from hwinfo. Change-Id: Ia91babc81e3a347bbc498c3def97b2ea70e10922 Signed-off-by: Werner Zeh <werner.zeh@siemens.com> Reviewed-on: https://review.coreboot.org/21518 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions