summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2018-07-01 00:31:05 +0530
committerSubrata Banik <subrata.banik@intel.com>2018-11-23 06:16:15 +0000
commit4041bcf629c9b0239cca7a71091f6e6f0c669b4b (patch)
tree74d66674c3f1b5207a930b9a90ca96fe944d3b88 /src/southbridge
parent2fd2923aebae63bdf4567f70d933831f44e082ed (diff)
mb/intel/icelake_rvp: Add ICL U and Y RVP DIMM configuration
List of ICL board variants 1. ICL-U DDR4 - All possible DDR4 memory type LPDDR4 - Memory down fixed DIMM configuration 2. ICL-Y All LPDDR4 DIMM on platform This patch ensures to have all proper SPD configuration. Change-Id: Id596a3c85b13559b3002dcadfee9c945256e28e7 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/29770 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Shelley Chen <shchen@google.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions