summaryrefslogtreecommitdiff
path: root/src/southbridge
diff options
context:
space:
mode:
authorMario Scheithauer <mario.scheithauer@siemens.com>2017-07-18 15:19:18 +0200
committerWerner Zeh <werner.zeh@siemens.com>2017-07-20 04:44:58 +0000
commit05a2b1aacdc9f8c47d6e0f857a0429b54816ca48 (patch)
tree8aa4a32125dadf045ed020fa86629bf7022d3f19 /src/southbridge
parentd27a565211a7bbd647599efe69695686de142e51 (diff)
siemens/mc_apl1: Activate ECC for DRAM
This mainboard is equipped with DDR3L modules which support ECC. The BWG says that for activating ECC the FSP-M parameter MemoryDown must be set to 5. Change-Id: Idc68df1e2bae2396c9b9788d4a026a75b7d9119b Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com> Reviewed-on: https://review.coreboot.org/20634 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/southbridge')
0 files changed, 0 insertions, 0 deletions