summaryrefslogtreecommitdiff
path: root/src/southbridge/via
diff options
context:
space:
mode:
authorFlorian Zumbiehl <florz@florz.de>2011-11-01 20:17:12 +0100
committerPatrick Georgi <patrick@georgi-clan.de>2011-11-07 11:40:55 +0100
commit7e9de01c4758cc1e8adb05d0c443701495e98fe0 (patch)
tree7309778741f5ab74fb7c034a40245008c716a3bf /src/southbridge/via
parent643c9e892fab5f73dde566b9ffb73f2f0463d9a7 (diff)
Cycle time at CAS Latency (CLX - 2) is at 25 in DDR2 SPD, not at 26
Change-Id: Ic77854130ad43715daa7c0eb462291db48df9f84 Signed-off-by: Florian Zumbiehl <florz@florz.de> Reviewed-on: http://review.coreboot.org/370 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/southbridge/via')
0 files changed, 0 insertions, 0 deletions