summaryrefslogtreecommitdiff
path: root/src/southbridge/ti
diff options
context:
space:
mode:
authorPhilipp Hug <philipp@hug.cx>2018-10-29 17:55:55 +0100
committerRonald G. Minnich <rminnich@gmail.com>2018-10-30 02:07:58 +0000
commitd4ab5bbc823b9d764b6f252b11e7b3ed03110d82 (patch)
tree7e375f6e5f691a32bfdb355afaaa891195291c70 /src/southbridge/ti
parentbb7f41d85ad8b73b401906426f11e0e6832d3d1e (diff)
src/arch/riscv/misaligned.c: Fix an off-by-one error when loading the opcode
Pointer to opcode increases by unit uint16_t not byte. Change-Id: I2986ca5402ad86d80e0eb955478bfbdc5d50e1f5 Signed-off-by: Philipp Hug <philipp@hug.cx> Reviewed-on: https://review.coreboot.org/29339 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Diffstat (limited to 'src/southbridge/ti')
0 files changed, 0 insertions, 0 deletions