summaryrefslogtreecommitdiff
path: root/src/southbridge/ti
diff options
context:
space:
mode:
authorKane Chen <kane.chen@intel.com>2014-10-01 11:13:54 +0800
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-03-09 03:33:13 +0100
commit18cb1340f185150b9708257ba8024b6900706083 (patch)
tree0d567633540e19104711d664b44f144ba653ec25 /src/southbridge/ti
parent2c4aab3fd6cd7b357b8389c20a95a6ad59cc75a0 (diff)
device/pciexp: Add support for PCIe CLK power management
Set PCIe "Enable Clock Power Management", if endpoint supports it. BUG=chrome-os-partner:31424 BRANCH=none TEST=build and boot on rambi, check Enable Clock Power Management in link control register is set properly Change-Id: Ie54110d1ef42184cfcf47c9fe4d735960aebe47f Signed-off-by: Kane Chen <kane.chen@intel.com> Reviewed-on: https://chromium-review.googlesource.com/220742 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> [Edit commit message.] Signed-off-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-on: http://review.coreboot.org/8447 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/ti')
0 files changed, 0 insertions, 0 deletions