summaryrefslogtreecommitdiff
path: root/src/southbridge/ti/pcixx12/pcixx12.c
diff options
context:
space:
mode:
authorMarc Jones <marc.jones@scarletltd.com>2018-05-01 14:30:48 -0600
committerMartin Roth <martinroth@google.com>2018-05-02 20:49:20 +0000
commita44900a24ba1c6730caaa8940b01de2dcccebe3e (patch)
tree2354011b26c3e394bc50b0b6f4dc34ae1d700ddd /src/southbridge/ti/pcixx12/pcixx12.c
parent12deac1421b4832b8a63da8dea5da7f5d11ea263 (diff)
google/kahlee: Set SPI 100 MHz and SPI Dual Read IO mode
Set SPI Fast Read to 100MHz and Dual Read IO mode to speed up the boot process by over a half second. Also, increase the Normal Read speed to 33MHz as supported by the W25Q128FW. BUG=b:70558952 TEST=Run cbmem -t to get boot times. Change-Id: I616a96526ed90bb4ab0c9c6b78787799faa02633 Signed-off-by: Marc Jones <marc.jones@scarletltd.com> Reviewed-on: https://review.coreboot.org/25970 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge/ti/pcixx12/pcixx12.c')
0 files changed, 0 insertions, 0 deletions