diff options
| author | Stefan Reinauer <stepan@coresystems.de> | 2007-11-02 00:31:11 +0000 |
|---|---|---|
| committer | Stefan Reinauer <stepan@openbios.org> | 2007-11-02 00:31:11 +0000 |
| commit | 9c84a4600783662f2f69989a0005abc31a0c5b83 (patch) | |
| tree | 9bc4e99dad24ed6161bbbe8ade9c677bd7388a65 /src/southbridge/sis | |
| parent | 9d5c3a8ea4536b470b644531814e019394c4563a (diff) | |
trivial fix for the .data problem
Signed-off-by: Stefan Reinauer <stepan@coresystems.de>
Acked-by: Stefan Reinauer <stepan@coresystems.de>
git-svn-id: svn://svn.coreboot.org/coreboot/trunk@2925 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'src/southbridge/sis')
| -rw-r--r-- | src/southbridge/sis/sis966/sis966_early_smbus.c | 22 |
1 files changed, 11 insertions, 11 deletions
diff --git a/src/southbridge/sis/sis966/sis966_early_smbus.c b/src/southbridge/sis/sis966/sis966_early_smbus.c index 6244025941..736335a667 100644 --- a/src/southbridge/sis/sis966/sis966_early_smbus.c +++ b/src/southbridge/sis/sis966/sis966_early_smbus.c @@ -23,7 +23,7 @@ #define SMBUS0_IO_BASE 0x8D0 -uint8_t SiS_LPC_init[33][3]={ +static const uint8_t SiS_LPC_init[33][3]={ {0x04, 0xF8, 0x07}, //Reg 0x04 {0x45, 0x00, 0x00}, //Reg 0x45 //Enable Rom Flash {0x46, 0x00, 0x3D}, //Reg 0x46 @@ -59,7 +59,7 @@ uint8_t SiS_LPC_init[33][3]={ {0xDF, 0x00, 0xAA}, //Reg 0xDF {0x00, 0x00, 0x00} //End of table }; -uint8_t SiS_NBPCIE_init[43][3]={ +static const uint8_t SiS_NBPCIE_init[43][3]={ {0x3D, 0x00, 0x00}, //Reg 0x3D {0x1C, 0xFE, 0x01}, //Reg 0x1C {0x1D, 0xFE, 0x01}, //Reg 0x1D @@ -105,7 +105,7 @@ uint8_t SiS_NBPCIE_init[43][3]={ {0x4F, 0x00, 0x00}, //Reg 0x4F {0x00, 0x00, 0x00} //End of table }; -uint8_t SiS_ACPI_init[10][3]={ +static const uint8_t SiS_ACPI_init[10][3]={ {0x1B, 0xBF, 0x40}, //Reg 0x1B {0x84, 0x00, 0x0E}, //Reg 0x84 {0x85, 0x00, 0x29}, //Reg 0x85 @@ -117,7 +117,7 @@ uint8_t SiS_ACPI_init[10][3]={ {0x6F, 0xFF, 0x14}, //Reg 0x6F {0x00, 0x00, 0x00} //End of table }; -uint8_t SiS_SBPCIE_init[13][3]={ +static const uint8_t SiS_SBPCIE_init[13][3]={ {0x48, 0x00 ,0x07}, //Reg 0x48 {0x49, 0x00 ,0x06}, //Reg 0x49 {0x4A, 0x00 ,0x0C}, //Reg 0x4A @@ -135,7 +135,7 @@ uint8_t SiS_SBPCIE_init[13][3]={ #if 1 -uint8_t SiS_NB_init[56][3]={ +static const uint8_t SiS_NB_init[56][3]={ {0x04, 0x00 ,0x07}, //Reg 0x04 {0x05, 0x00 ,0x00}, //Reg 0x05 // alex {0x0D, 0x00 ,0x20}, //Reg 0x0D @@ -201,7 +201,7 @@ uint8_t SiS_NB_init[56][3]={ }; #else -uint8_t SiS_NB_init[61][3]={ +static const uint8_t SiS_NB_init[61][3]={ {0x04, 0x00 ,0x07}, //Reg 0x04 {0x05, 0x00 ,0x00}, //Reg 0x05 // alex {0x0D, 0x00 ,0x20}, //Reg 0x0D @@ -270,7 +270,7 @@ uint8_t SiS_NB_init[61][3]={ #endif #if 1 -uint8_t SiS_NBAGP_init[34][3]={ +static const uint8_t SiS_NBAGP_init[34][3]={ {0xCF, 0xDF, 0x00}, //HT issue {0x06, 0xDF, 0x20}, {0x1E, 0xDF, 0x20}, @@ -314,7 +314,7 @@ uint8_t SiS_NBAGP_init[34][3]={ #else //uint8_t SiS_NBAGP_init[53][3]={ -uint8_t SiS_NBAGP_init[40][3]={ +static const uint8_t SiS_NBAGP_init[40][3]={ {0x04, 0x00 ,0x07}, //Reg 0x04 {0x05, 0x00 ,0x01}, //Reg 0x05 // alex @@ -381,7 +381,7 @@ uint8_t SiS_NBAGP_init[40][3]={ #endif -uint8_t SiS_ACPI_2_init[56][3]={ +static const uint8_t SiS_ACPI_2_init[56][3]={ {0x00, 0x00, 0xFF}, //Reg 0x00 {0x01, 0x00, 0xFF}, //Reg 0x01 {0x02, 0x00, 0x00}, //Reg 0x02 @@ -441,7 +441,7 @@ uint8_t SiS_ACPI_2_init[56][3]={ }; #if 0 -uint8_t SiS_SiS1183_init[60][3]={ +static const uint8_t SiS_SiS1183_init[60][3]={ {0x04, 0x00, 0x05}, {0x09, 0x00, 0x05}, {0x2C, 0x00, 0x39}, @@ -511,7 +511,7 @@ uint8_t SiS_SiS1183_init[60][3]={ #else -uint8_t SiS_SiS1183_init[44][3]={ +static const uint8_t SiS_SiS1183_init[44][3]={ {0x04, 0x00, 0x05}, {0x09, 0x00, 0x05}, {0x2C, 0x00, 0x39}, |