summaryrefslogtreecommitdiff
path: root/src/southbridge/sis/sis966
diff options
context:
space:
mode:
authorYouness Alaoui <youness.alaoui@puri.sm>2018-03-20 18:32:23 -0400
committerPatrick Georgi <pgeorgi@google.com>2018-04-06 06:43:00 +0000
commit3f42a26b421555dae88bbeae46b7de8835d4e2bd (patch)
tree4938f775a4951a42035fbf2da32bbd799ee99795 /src/southbridge/sis/sis966
parentcb8f04dc839cd8a339ba3bf55fd4627ff7e78903 (diff)
purism/librem_skl: Add AC/DC LoadLine to VR Config
The FSP 2.0 needs to set the ac_loadline and dc_loadline for each VR config. Without it, the Loadline is considered to be 0 mOhm and this causes CPU temp to jump all over the place whenever the CPU is used. This is necessary since there are no VR_CONFIG icc mappings for Skylake SKUs, only KabyLake. These values were copied from the Google Poppy devicetree. Change-Id: I6aeb6ee521988b94f2ae94a60d1a28b87ba984d4 Signed-off-by: Youness Alaoui <youness.alaoui@puri.sm> Reviewed-on: https://review.coreboot.org/25324 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/sis/sis966')
0 files changed, 0 insertions, 0 deletions