summaryrefslogtreecommitdiff
path: root/src/southbridge/ricoh
diff options
context:
space:
mode:
authorPhilipp Hug <philipp@hug.cx>2018-07-11 13:31:34 +0200
committerRonald G. Minnich <rminnich@gmail.com>2018-09-14 10:41:49 +0000
commitdf5e6f64b6dd465cb6253159dc3c7335e763dbde (patch)
tree5ddc4dbb2a243ac3d403d13f5af60ba8df866e36 /src/southbridge/ricoh
parent91595724e7f302e0a876f0507e307f37f5871a7d (diff)
soc/sifive/fu540: Implement uart_platform_refclk for UART divisor calculation
After changing clock from 33.33Mhz to 1Ghz the UART divisor needs to be recalculated. Return correct tlck frequency in uart_platform_refclk. Change-Id: I2291e4198cf466a8334211c6c46bc3268fc979a9 Signed-off-by: Philipp Hug <philipp@hug.cx> Reviewed-on: https://review.coreboot.org/28584 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net>
Diffstat (limited to 'src/southbridge/ricoh')
0 files changed, 0 insertions, 0 deletions