summaryrefslogtreecommitdiff
path: root/src/southbridge/ricoh/rl5c476
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-13 20:49:23 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-10-23 18:08:51 +0000
commitdd558fd0cf81886fdc1b6f2bb5045031a69f55cd (patch)
treed3930a6e2ea25a1fd036b57f171e51e0ede6544a /src/southbridge/ricoh/rl5c476
parentf2e2b9688e48bef26dcb6a178a01b92073333e4e (diff)
soc/intel/broadwell: Use common early SMBus code
Disabling interrupts and clearing errors was being done twice, once in the `smbus_enable_iobar` reg-script, and another in `enable_smbus`. Change-Id: I58558996bd693b302764965a5bed8b96db363833 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46355 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
Diffstat (limited to 'src/southbridge/ricoh/rl5c476')
0 files changed, 0 insertions, 0 deletions