summaryrefslogtreecommitdiff
path: root/src/southbridge/rdc
diff options
context:
space:
mode:
authorMartin Roth <martin.roth@se-eng.com>2014-08-11 11:47:47 -0600
committerMartin Roth <gaumless@gmail.com>2014-08-18 02:22:09 +0200
commit9ff030fb252a84b0acf88c1af272831b7f2be928 (patch)
treef1e92528e19d5b0b47ba7b533c18b3d63445afbf /src/southbridge/rdc
parent7aa704b822008efbbd540e97ae73f1c7d95e2c7d (diff)
cpu/intel/fsp_model_406dx: code cleanup
Code cleanup requested in commit 09670265 - "cpu/intel: Add fsp version of model 406dx (Rangeley / Atom C2000)" - add guard statements to chip.h - remove excessive includes - whitespace cleanup - add an IS_ENABLED Change-Id: Iaa85bd66953df015f083b23f6fd32949bcfd17bc Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/6599 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/southbridge/rdc')
0 files changed, 0 insertions, 0 deletions