aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/nvidia/mcp55/mcp55.h
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-11-19 17:28:43 +0100
committerKyösti Mälkki <kyosti.malkki@gmail.com>2019-11-20 19:06:28 +0000
commit1ca978ee6529251ed80b47da679be7adc75fa46a (patch)
tree6a74b87cba9ea22d67ecba3c1cb0096c515c3c62 /src/southbridge/nvidia/mcp55/mcp55.h
parent185691eedb37ae26f7829d762cd476395be57f5d (diff)
sb/nvidia/mcp55: Drop support
Relocatable ramstage, postcar stage and C_ENVIRONMENT_BOOTBLOCK are now mandatory features, which platforms using this code lack. Change-Id: I7cd33316140f2cdc83949aa5db7e6f1565982543 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36973 Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/nvidia/mcp55/mcp55.h')
-rw-r--r--src/southbridge/nvidia/mcp55/mcp55.h49
1 files changed, 0 insertions, 49 deletions
diff --git a/src/southbridge/nvidia/mcp55/mcp55.h b/src/southbridge/nvidia/mcp55/mcp55.h
deleted file mode 100644
index c3e93d3714..0000000000
--- a/src/southbridge/nvidia/mcp55/mcp55.h
+++ /dev/null
@@ -1,49 +0,0 @@
-/*
- * This file is part of the coreboot project.
- *
- * Copyright (C) 2007 AMD
- * Written by Yinghai Lu <yinghai.lu@amd.com> for AMD.
- *
- * This program is free software; you can redistribute it and/or modify
- * it under the terms of the GNU General Public License as published by
- * the Free Software Foundation; either version 2 of the License, or
- * (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- */
-
-#ifndef SOUTHBRIDGE_NVIDIA_MCP55_MCP55_H
-#define SOUTHBRIDGE_NVIDIA_MCP55_MCP55_H
-
-#if CONFIG_HT_CHAIN_END_UNITID_BASE != 0x20
-#define MCP55_DEVN_BASE CONFIG_HT_CHAIN_END_UNITID_BASE
-#else
-#define MCP55_DEVN_BASE CONFIG_HT_CHAIN_UNITID_BASE
-#endif
-
-#ifndef __ROMCC__
-#include <device/device.h>
-void mcp55_enable(struct device *dev);
-extern struct pci_operations mcp55_pci_ops;
-#endif
-
-void enable_fid_change_on_sb(unsigned int sbbusn, unsigned int sbdn);
-void enable_smbus(void);
-
-/* Concflict declarations with <device/smbus.h>. */
-#if !ENV_RAMSTAGE
-int smbus_recv_byte(unsigned int device);
-int smbus_send_byte(unsigned int device, unsigned char val);
-int smbus_read_byte(unsigned int device, unsigned int address);
-int smbus_write_byte(unsigned int device, unsigned int address, unsigned char val);
-int smbusx_recv_byte(unsigned int smb_index, unsigned int device);
-int smbusx_send_byte(unsigned int smb_index, unsigned int device, unsigned char val);
-int smbusx_read_byte(unsigned int smb_index, unsigned int device, unsigned int address);
-int smbusx_write_byte(unsigned int smb_index, unsigned int device, unsigned int address,
- unsigned char val);
-#endif /* !ENV_RAMSTAGE */
-
-#endif