summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorFelix Singer <felixsinger@posteo.net>2021-12-29 13:14:38 +0100
committerFelix Singer <felixsinger@posteo.net>2021-12-30 14:24:46 +0000
commitbb665ed6354b3f5431614eb542d55abe1cf2cb7c (patch)
tree0052b8b9c055a7864fb7f2b4792b3b30f57a596f /src/southbridge/intel
parentf64ad5e2d3f2c87d11797211537095f3e2a1dde5 (diff)
southbridge/intel/bd82x6x/acpi: Use Printf() for debug prints
Change-Id: I68488f120bc80ea4ba2aa4760e15c7175bf1fb41 Signed-off-by: Felix Singer <felixsinger@posteo.net> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60453 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/bd82x6x/acpi/usb.asl2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/bd82x6x/acpi/usb.asl b/src/southbridge/intel/bd82x6x/acpi/usb.asl
index 15a2f9b37b..3e2ba78db4 100644
--- a/src/southbridge/intel/bd82x6x/acpi/usb.asl
+++ b/src/southbridge/intel/bd82x6x/acpi/usb.asl
@@ -149,7 +149,7 @@ Device (XHC)
// Query flag clear and xHCI in auto mode
If(!(CDW1 & 0x1) && (XHCI == 2 || XHCI == 3)) {
- Debug = "XHCI Switch"
+ Printf ("XHCI Switch")
Local0 = 0
Local0 = XPRT & 0x03
If(Local0 == 0 || Local0 == 1) {