summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorShelley Chen <shchen@google.com>2019-06-04 10:36:19 -0700
committerShelley Chen <shchen@google.com>2019-06-05 21:53:48 +0000
commitfefe7afeb0abb9d779f1e3b025dde6e1164dac9d (patch)
tree54998cb5de69ea3c6639c3830d61e7b7cda53010 /src/southbridge/intel
parent846f8c0ced0c2b98c041b28159c2497e1275f1dc (diff)
mb/google/hatch: Increase RW_LEGACY to 1M for 16MB BIOS
The RW_LEGACY section needs to be minimum 1M. For the 16MB BIOS region, we had this region set too small, which was causing the firmware_FMap FAFT test to fail. BUG=b:133857135, b:129464811 BRANCH=None TEST=test_that -b hatch <IP> firmware_FMap Change-Id: Ie6311613ca3bb08e7f058a41d12f9a1153dc9c5e Signed-off-by: Shelley Chen <shchen@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33212 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions