summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorYu-Ping Wu <yupingso@google.com>2020-02-12 11:51:49 +0800
committerPatrick Georgi <pgeorgi@google.com>2020-02-17 15:39:09 +0000
commitb4a2938f0936985bca4b3715eddb1392ef422297 (patch)
tree95a2e4bf440919ab52d5effbabee6e0bd5408919 /src/southbridge/intel
parenta151311b5958e811cafc436ca25119fbe98b991a (diff)
soc/mediatek: dsi: Correct bits_per_pixel for MIPI_DSI_FMT_RGB666
The number of bits per pixel for MIPI_DSI_FMT_RGB666 should be 24 instead of 18. BRANCH=none BUG=none TEST=none Change-Id: I9574502b2dec4b5a042df3886922ddd8c755da1a Signed-off-by: Yu-Ping Wu <yupingso@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38845 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Jitao Shi <jitao.shi@mediatek.corp-partner.google.com> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions