summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-09-25 00:58:07 +0200
committerAngel Pons <th3fanbus@gmail.com>2020-10-08 08:00:41 +0000
commit83b33f62cf7b125b524b2fbdea5bd8317be0c154 (patch)
tree50983210a63e181c2125d4f6a51d57b710e8694a /src/southbridge/intel
parent360695ba9e2328043443c9900a62d416d49dab58 (diff)
lynxpoint/broadwell: Relegate IOBP printk to BIOS_SPEW
There's no need to make so much noise when writing IOBP registers. Change-Id: I1fbb6e409375240544b9b5e810523f9471435f2f Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45720 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/lynxpoint/iobp.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/lynxpoint/iobp.c b/src/southbridge/intel/lynxpoint/iobp.c
index 3df694068f..ad2527f00b 100644
--- a/src/southbridge/intel/lynxpoint/iobp.c
+++ b/src/southbridge/intel/lynxpoint/iobp.c
@@ -96,7 +96,7 @@ void pch_iobp_write(u32 address, u32 data)
return;
}
- printk(BIOS_INFO, "IOBP: set 0x%08x to 0x%08x\n", address, data);
+ printk(BIOS_SPEW, "IOBP: set 0x%08x to 0x%08x\n", address, data);
}
void pch_iobp_update(u32 address, u32 andvalue, u32 orvalue)