summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorKane Chen <kane_chen@pegatron.corp-partner.google.com>2019-10-04 18:39:03 +0800
committerFurquan Shaikh <furquan@google.com>2019-10-30 16:58:26 +0000
commit10af2af81fbf102d3f68fbf4f47364978f59e8ab (patch)
tree8d1164aa729cf0e10322f350574af37fb5b50918 /src/southbridge/intel
parentff744bf0eee875a03dc98dd6792e3ed0ff4456a0 (diff)
mb/google/hatch/variants/helios: Modify DPTF parameters
Modify DPTF parameters. Modify TDP PL1 values to 15. Remove TCHG Level 3 - 0.5A. BUG=b:131272830 BRANCH=none TEST=emerge-hatch coreboot chromeos-bootimage Signed-off-by: YenLu Chen <kane_chen@pegatron.corp-partner.google.com> Change-Id: I0e5c079856a167b1c2ef52e446d055404e565858 Reviewed-on: https://review.coreboot.org/c/coreboot/+/35794 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions