diff options
| author | Martin Roth <martinroth@google.com> | 2016-01-11 12:47:30 -0700 |
|---|---|---|
| committer | Martin Roth <martinroth@google.com> | 2016-01-18 04:07:53 +0100 |
| commit | fd277d8f9406c746ed929a042e01afd31022b605 (patch) | |
| tree | 1c423c912a6afc6ff4373db2fc8fde2009238570 /src/southbridge/intel | |
| parent | a656362402ae50a767fcff091087df3946ebc7af (diff) | |
header files: Fix guard name comments to match guard names
This just updates existing guard name comments on the header files
to match the actual #define name.
As a side effect, if there was no newline at the end of these files,
one was added.
Change-Id: Ia2cd8057f2b1ceb0fa1b946e85e0c16a327a04d7
Signed-off-by: Martin Roth <martinroth@google.com>
Reviewed-on: https://review.coreboot.org/12900
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/intel')
| -rw-r--r-- | src/southbridge/intel/fsp_bd82x6x/chip.h | 2 | ||||
| -rw-r--r-- | src/southbridge/intel/fsp_bd82x6x/pch.h | 2 | ||||
| -rw-r--r-- | src/southbridge/intel/fsp_rangeley/soc.h | 2 | ||||
| -rw-r--r-- | src/southbridge/intel/i82801dx/chip.h | 2 |
4 files changed, 4 insertions, 4 deletions
diff --git a/src/southbridge/intel/fsp_bd82x6x/chip.h b/src/southbridge/intel/fsp_bd82x6x/chip.h index 8147c513fb..9d6a9e4dbd 100644 --- a/src/southbridge/intel/fsp_bd82x6x/chip.h +++ b/src/southbridge/intel/fsp_bd82x6x/chip.h @@ -88,4 +88,4 @@ struct southbridge_intel_fsp_bd82x6x_config { int c2_latency; }; -#endif /* SOUTHBRIDGE_INTEL_BD82X6X_CHIP_H */ +#endif /* SOUTHBRIDGE_INTEL_FSP_BD82X6X_CHIP_H */ diff --git a/src/southbridge/intel/fsp_bd82x6x/pch.h b/src/southbridge/intel/fsp_bd82x6x/pch.h index 3018455cef..045c2285af 100644 --- a/src/southbridge/intel/fsp_bd82x6x/pch.h +++ b/src/southbridge/intel/fsp_bd82x6x/pch.h @@ -582,4 +582,4 @@ void display_fd_settings(void); #define SPIBAR_FDATA(n) (0x3810 + (4 * n)) /* SPI flash data */ #endif /* __ACPI__ */ -#endif /* SOUTHBRIDGE_INTEL_BD82X6X_PCH_H */ +#endif /* SOUTHBRIDGE_INTEL_FSP_BD82X6X_PCH_H */ diff --git a/src/southbridge/intel/fsp_rangeley/soc.h b/src/southbridge/intel/fsp_rangeley/soc.h index 90610acb6a..ba0fa4e8c5 100644 --- a/src/southbridge/intel/fsp_rangeley/soc.h +++ b/src/southbridge/intel/fsp_rangeley/soc.h @@ -445,4 +445,4 @@ void rangeley_sb_early_initialization(void); #endif /* __ACPI__ */ -#endif /* SOUTHBRIDGE_INTEL_RANGELEY_PCH_H */ +#endif /* SOUTHBRIDGE_INTEL_RANGELEY_SOC_H */ diff --git a/src/southbridge/intel/i82801dx/chip.h b/src/southbridge/intel/i82801dx/chip.h index 69a59b3d53..f77413d671 100644 --- a/src/southbridge/intel/i82801dx/chip.h +++ b/src/southbridge/intel/i82801dx/chip.h @@ -37,4 +37,4 @@ struct southbridge_intel_i82801dx_config { uint8_t ide1_enable; }; -#endif /* I82801DBM_CHIP_H */ +#endif /* I82801DX_CHIP_H */ |