aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2017-03-20 16:32:07 +0100
committerNico Huber <nico.h@gmx.de>2017-05-21 01:50:49 +0200
commitcfa2eaa4cc268e9ed23c5a8635bb8125d985c94e (patch)
tree9fece9ed51964e2f3c4abf7bd7c49d2ce641aec5 /src/southbridge/intel
parent3db82be764bea9796a46bed436765f1194a29a27 (diff)
nb/intel/x4x: Make raminit less verbose with CONFIG_DEBUG_RAM_SETUP
Hides JEDEC steps using the RAM_SPEW macro. Also hides a hexdump of SPDs. Change-Id: Ie2b484cf1f1d296823df0473e852d9d07ca20246 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/18924 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions