summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2018-10-19 12:30:02 -0700
committerFurquan Shaikh <furquan@google.com>2018-10-23 14:35:51 +0000
commit4881b045e4beabdc7fbd06c65a5fc2f6f8128cf4 (patch)
treecd6779249e5c0c8738689a6133412f0c0baaeeed /src/southbridge/intel
parent1ef2c5303b5847d52d66f4b57cb7d21dae9246a6 (diff)
soc/intel/common/block/gpio: Configure Tx Disable in IO standby for GPIs
This change updates various PAD_CFG_GPI* macros to configure Tx as Disabled in IO Standby state. This is done to ensure that the Tx setting is same in IO Standby state as it was in active state i.e. Tx disabled. BUG=b:17553222 Change-Id: If462aee3884cc61a519fb358b84867c695ace251 Signed-off-by: Furquan Shaikh <furquan@google.com> Reviewed-on: https://review.coreboot.org/29199 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Justin TerAvest <teravest@chromium.org> Reviewed-by: Karthik Ramasubramanian <kramasub@google.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions