summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2019-09-16 13:04:27 +0200
committerArthur Heymans <arthur@aheymans.xyz>2019-09-18 09:28:00 +0000
commit4612f5b5fd65483f90dca93e978dcb900e85d8e2 (patch)
tree9a25ca64a0b49d4ebe215dabb833f6bad39fdc33 /src/southbridge/intel
parent28cbab3956981e735da2e9d00ae9255171588bfa (diff)
sb/intel/ibexpeak: Remove superfluous linked files
../bd82x6x/early_usb.c: While ibexpeak needs an equivalent of this code, it is not currently hooked up. ../common/gpio.c: Already linked in common/Makefile.inc Change-Id: I980601e2302f2c412e823fef5fb9a69b9e151322 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35437 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel')
-rw-r--r--src/southbridge/intel/ibexpeak/Makefile.inc5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/southbridge/intel/ibexpeak/Makefile.inc b/src/southbridge/intel/ibexpeak/Makefile.inc
index fccb3a8656..83d083f3ae 100644
--- a/src/southbridge/intel/ibexpeak/Makefile.inc
+++ b/src/southbridge/intel/ibexpeak/Makefile.inc
@@ -37,7 +37,10 @@ ramstage-y += madt.c
smm-y += smihandler.c me.c ../bd82x6x/me_8.x.c ../bd82x6x/pch.c
-romstage-y += ../bd82x6x/early_usb.c early_smbus.c ../bd82x6x/early_me.c ../bd82x6x/me_status.c ../common/gpio.c early_thermal.c
+romstage-y += early_smbus.c
+romstage-y +=../bd82x6x/early_me.c
+romstage-y +=../bd82x6x/me_status.c
+romstage-y += early_thermal.c
romstage-y += ../bd82x6x/early_rcba.c
endif