summaryrefslogtreecommitdiff
path: root/src/southbridge/intel
diff options
context:
space:
mode:
authorDavid Hendricks <dhendrix@chromium.org>2013-03-26 16:28:21 -0700
committerRonald G. Minnich <rminnich@gmail.com>2013-03-27 02:00:52 +0100
commit3cc0d1eb3f611cb7bf0e45d8ccdb0c84f54f54dc (patch)
tree9520420b8fdc5c9028e645e0fdbda9d28d2463e2 /src/southbridge/intel
parent6b0d0d6e14f8e385e1457df5699136473144ed60 (diff)
exynos5250: assign RAM resources in cpu_init()
This moves the ram resource allocation into cpu_init() so that we no longer rely on declaring a domain in devicetree.cb (which is kind of weird for this platform). This does not cause any actual changes to the coreboot memory table, and paves the way for further updates to Snow's devicetree. Change-Id: I141277f59b5d48288f409257bf556a1cfa7a8463 Signed-off-by: David Hendricks <dhendrix@chromium.org> Reviewed-on: http://review.coreboot.org/2923 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/southbridge/intel')
0 files changed, 0 insertions, 0 deletions