aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/sch
diff options
context:
space:
mode:
authorStefan Reinauer <reinauer@chromium.org>2013-10-07 16:29:54 -0700
committerPatrick Georgi <patrick@georgi-clan.de>2014-07-05 10:12:05 +0200
commit779e178353a1adb6e6bee8fcad688bcbceb172cf (patch)
tree62a09c0057d250fbe455b9a8aa8d53700d9d369d /src/southbridge/intel/sch
parentc50c0ab4566a031a0420d762f2403126635bba93 (diff)
intel/lynxpoint: Export pch_enable_lpc() for Super I/O systems
In order to enable a Super I/O in non Chrome EC systems we need to make pch_enable_lpc() available to the mainboard romstage.c BUG=none BRANCH=none TEST=boot ChromeOS on Beltino Change-Id: I34e7d23012e1852c69e82ba7cdc81a05751846de Signed-off-by: Stefan Reinauer <reinauer@google.com> Signed-off-by: Stefan Reinauer <reinauer@chromium.org> Reviewed-on: https://chromium-review.googlesource.com/172180 Reviewed-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Commit-Queue: Stefan Reinauer <reinauer@chromium.org> Reviewed-on: http://review.coreboot.org/6019 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
Diffstat (limited to 'src/southbridge/intel/sch')
0 files changed, 0 insertions, 0 deletions