summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2024-06-06 19:12:41 +0200
committerAngel Pons <th3fanbus@gmail.com>2024-06-09 18:47:52 +0000
commit9058b46f9c095651a0a14c47a5be2e4f25ecdab2 (patch)
treeae4406af76f523e1d0400c18a1256aead1dc784e /src/southbridge/intel/lynxpoint
parentc2d967aaf9aab4498b5d09b85e8a5a0fb4bc46ac (diff)
sb/intel/lynxpoint/pcie.c: Add 9-series PCH-H device IDs
Looks like PCIe root port device IDs for 9-series PCH-H are missing from commit 434d7d45829e (sb/intel/lynxpoint: Add PCI DIDs for 9 series PCHs) for some reason. Add them, so that coreboot performs PCIe initialisation for 9-series PCH-H. Change-Id: I1589418e5e25daabbf09c66c637e9c4f86aa02a6 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/82947 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint')
-rw-r--r--src/southbridge/intel/lynxpoint/pcie.c8
1 files changed, 8 insertions, 0 deletions
diff --git a/src/southbridge/intel/lynxpoint/pcie.c b/src/southbridge/intel/lynxpoint/pcie.c
index 766ed433d5..645ae7e5bb 100644
--- a/src/southbridge/intel/lynxpoint/pcie.c
+++ b/src/southbridge/intel/lynxpoint/pcie.c
@@ -754,6 +754,14 @@ static const unsigned short pci_device_ids[] = {
PCI_DID_INTEL_LPT_H_PCIE_RP6,
PCI_DID_INTEL_LPT_H_PCIE_RP7,
PCI_DID_INTEL_LPT_H_PCIE_RP8,
+ PCI_DID_INTEL_LPT_H_PCIE_RP1_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP2_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP3_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP4_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP5_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP6_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP7_9,
+ PCI_DID_INTEL_LPT_H_PCIE_RP8_9,
PCI_DID_INTEL_LPT_LP_PCIE_RP1,
PCI_DID_INTEL_LPT_LP_PCIE_RP2,
PCI_DID_INTEL_LPT_LP_PCIE_RP3,