summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint
diff options
context:
space:
mode:
authorShuo Liu <shuo.liu@intel.com>2024-04-10 01:42:06 +0800
committerLean Sheng Tan <sheng.tan@9elements.com>2024-04-10 10:52:34 +0000
commit2f9a579048a406fa9637d4116be9c96a8a936bec (patch)
tree3088c5896ea88ffca69d7a6cbddb4420388b1e32 /src/southbridge/intel/lynxpoint
parente2dd36c6bcdd940cfacdfa5773b367164bc96429 (diff)
soc/intel/xeon_sp: Remove MAINBOARD_USES_FSP2_0
MAINBOARD_USES_FSP2_0 selects PLATFORM_USES_FSP2_0 and POSTCAR_STAGE which are used by all Xeon-SP platforms. After the removal of MAINBOARD_USES_FSP2_0, PLATFORM_USES_FSP2_0 is implicitly selected by SoC Kconfigs in PLATFORM_USES_FSP2_X, POSTCAR_STAGE is selected by XEON_SP_COMMON_BASE. TEST=Build and boot on intel/archercity CRB Change-Id: I45332d49dd21f9749fce458877777a4b783a1b11 Signed-off-by: Shuo Liu <shuo.liu@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/81783 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint')
0 files changed, 0 insertions, 0 deletions