aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/usb_xhci.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-10-25 10:57:39 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-11-05 08:57:57 +0000
commit54f942499b72efe301e7bee7b7d9daf6a1d8c8ea (patch)
treed5c48eeceaf59ac082c4132a6def95503446d8f7 /src/southbridge/intel/lynxpoint/usb_xhci.c
parent2a1c4302d1e6a6d34084989a0ef7e57e6f5a29a4 (diff)
sb/intel/lynxpoint: Remove irrelevant conditional statement
After a {break,return}, "else" is generally not needed. Change-Id: I6145424ef8ffe6854c18c1d885f579d37853a70c Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29267 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/usb_xhci.c')
-rw-r--r--src/southbridge/intel/lynxpoint/usb_xhci.c23
1 files changed, 11 insertions, 12 deletions
diff --git a/src/southbridge/intel/lynxpoint/usb_xhci.c b/src/southbridge/intel/lynxpoint/usb_xhci.c
index 28e6521598..41d99f6842 100644
--- a/src/southbridge/intel/lynxpoint/usb_xhci.c
+++ b/src/southbridge/intel/lynxpoint/usb_xhci.c
@@ -40,20 +40,19 @@ static int usb_xhci_port_count_usb3(device_t dev)
if (pch_is_lp()) {
/* LynxPoint-LP has 4 SS ports */
return 4;
- } else {
+ }
/* LynxPoint-H can have 0, 2, 4, or 6 SS ports */
- u8 *mem_base = usb_xhci_mem_base(dev);
- u32 fus = read32(mem_base + XHCI_USB3FUS);
- fus >>= XHCI_USB3FUS_SS_SHIFT;
- fus &= XHCI_USB3FUS_SS_MASK;
- switch (fus) {
- case 3: return 0;
- case 2: return 2;
- case 1: return 4;
- case 0: default: return 6;
- }
+ u8 *mem_base = usb_xhci_mem_base(dev);
+ u32 fus = read32(mem_base + XHCI_USB3FUS);
+ fus >>= XHCI_USB3FUS_SS_SHIFT;
+ fus &= XHCI_USB3FUS_SS_MASK;
+ switch (fus) {
+ case 3: return 0;
+ case 2: return 2;
+ case 1: return 4;
+ case 0:
+ default: return 6;
}
- return 0;
}
static void usb_xhci_reset_status_usb3(u8 *mem_base, int port)