summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/pmutil.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-12-28 13:05:56 +0100
committerFelix Held <felix-coreboot@felixheld.de>2022-01-04 11:48:19 +0000
commitaf4bd5633debc8838b563c3fadd96e2b4b060ab5 (patch)
tree6867d466f6e3b7ca8e6077979a404caf7609a747 /src/southbridge/intel/lynxpoint/pmutil.c
parent0b9d186e3dc7c209d0fc26b61db3cd98550b71bd (diff)
sb/intel: Use `bool` for PCIe coalescing option
Retype the `pcie_port_coalesce` devicetree options and related variables to better reflect their bivalue (boolean) nature. Change-Id: I6a4dfe277a8f83a9eb58515fc4eaa2fee0747ddb Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/60416 Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Felix Singer <felixsinger@posteo.net> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/pmutil.c')
0 files changed, 0 insertions, 0 deletions