summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/pcie.c
diff options
context:
space:
mode:
authorRob Barnes <robbarnes@google.com>2020-07-07 16:16:12 -0600
committerAaron Durbin <adurbin@chromium.org>2020-07-09 19:34:09 +0000
commit5ac928dd145aa8e5526af61ca525765b02919070 (patch)
treeb52efeb6eace001cef2852810a28f5d49921d471 /src/southbridge/intel/lynxpoint/pcie.c
parent649505b077ca11d03a176fc8da392498ff7f1d52 (diff)
soc/amd/picasso: Always load and run display oprom
The kernel requires the display oprom is loaded and ran in order for the kernel to not panic. Therefore, select the correct settings such that normal mode works for Chrome OS. BUG=b:160560510 TEST=Boot Trembyle in developer mode and normal mode Change-Id: Ia6bcc99f8880a45818f959a957660c2c43b1bfdf Signed-off-by: Rob Barnes <robbarnes@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43257 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Raul Rangel <rrangel@chromium.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/pcie.c')
0 files changed, 0 insertions, 0 deletions