diff options
| author | Angel Pons <th3fanbus@gmail.com> | 2020-11-05 10:42:20 +0100 |
|---|---|---|
| committer | Angel Pons <th3fanbus@gmail.com> | 2020-11-07 14:19:34 +0000 |
| commit | 244a425efdd2b291ba4e347e4b79181212a5bf52 (patch) | |
| tree | d13c7804b72eac50e01628989dc8a53a32be3945 /src/southbridge/intel/lynxpoint/lpc.c | |
| parent | f47117134d0b19914eb266af2f4f8094ca7621e6 (diff) | |
sb/intel/lynxpoint: Correct SATA DTLE IOBP registers
Testing shows that these registers are backwards. Use the definitions
from Broadwell instead. All affected boards use the same value for both.
Change-Id: Ie47c9fddc2e9e15ce4c64821ea3a69356ac31b1a
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/47234
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/lpc.c')
0 files changed, 0 insertions, 0 deletions