aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/lynxpoint/acpi/lpc.asl
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-10-25 19:24:44 +0100
committerAngel Pons <th3fanbus@gmail.com>2020-11-04 23:21:44 +0000
commitdf7a887cb56b8e8f4a6734b2a2cca96517587bfa (patch)
tree13b9bccac846c7c27a4a4603d9904f70c9e656a3 /src/southbridge/intel/lynxpoint/acpi/lpc.asl
parentb0d342028ddbc47e8b21d43d47c48be3066c350a (diff)
sb/intel/lynxpoint: Align LP GPIO ACPI with Broadwell
Move the `GWAK` method into the GPIO device, and have lpc.c include the LP GPIO code. All usages of `GWAK` on mainboards need to be updated. Change-Id: Id6a41f553d133f960de8b232205ed43b832a83d2 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46775 Reviewed-by: Michael Niewöhner <foss@mniewoehner.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/lynxpoint/acpi/lpc.asl')
-rw-r--r--src/southbridge/intel/lynxpoint/acpi/lpc.asl3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/southbridge/intel/lynxpoint/acpi/lpc.asl b/src/southbridge/intel/lynxpoint/acpi/lpc.asl
index b95c2f06b1..8410d7ab39 100644
--- a/src/southbridge/intel/lynxpoint/acpi/lpc.asl
+++ b/src/southbridge/intel/lynxpoint/acpi/lpc.asl
@@ -199,5 +199,8 @@ Device (LPCB)
})
}
+#if CONFIG(INTEL_LYNXPOINT_LP)
+ #include "gpio.asl"
+#endif
#include "acpi/superio.asl"
}