summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/ibexpeak/acpi
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-19 14:12:19 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-28 08:58:13 +0000
commitfa5f9b5aff2279d6304a8b197e12714934025575 (patch)
treeb98a0171164a119eca68ebf699e545c5c32d9f9c /src/southbridge/intel/ibexpeak/acpi
parente76ce871c8f84aef38fbf9df9c8bee3c10c085d7 (diff)
ACPI: Declare GNVS variables globally
There is a common place where acpigen generates these, so the declarations for the OperationRegions should be centralized too. Change-Id: I772492ca9e651b60244c565d1e926dc2ad33cfd8 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/49795 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/ibexpeak/acpi')
-rw-r--r--src/southbridge/intel/ibexpeak/acpi/globalnvs.asl8
1 files changed, 0 insertions, 8 deletions
diff --git a/src/southbridge/intel/ibexpeak/acpi/globalnvs.asl b/src/southbridge/intel/ibexpeak/acpi/globalnvs.asl
index 174d12f3c7..51f6935c87 100644
--- a/src/southbridge/intel/ibexpeak/acpi/globalnvs.asl
+++ b/src/southbridge/intel/ibexpeak/acpi/globalnvs.asl
@@ -4,14 +4,6 @@
Name(\PICM, 0) // IOAPIC/8259
-/* Global ACPI memory region. This region is used for passing information
- * between coreboot (aka "the system bios"), ACPI, and the SMI handler.
- * Since we don't know where this will end up in memory at ACPI compile time,
- * we have to fix it up in coreboot's ACPI creation phase.
- */
-
-External(NVSA)
-OperationRegion (GNVS, SystemMemory, NVSA, 0x100)
Field (GNVS, ByteAcc, NoLock, Preserve)
{
/* Miscellaneous */