summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/sata.c
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2021-04-26 17:10:28 +0200
committerFelix Held <felix-coreboot@felixheld.de>2021-05-06 14:48:15 +0000
commit88dcb3179b4b78a2376609577ae4dd4327fb59c7 (patch)
tree9c1ae01959fb4d084ea30893a196687c7b611fff /src/southbridge/intel/i82801jx/sata.c
parenta2cf34129fb3b2a9302bb7cf06e4ee758b9bb85a (diff)
src: Retype option API to use unsigned integers
The CMOS option system does not support negative integers. Thus, retype and rename the option API functions to reflect this. Change-Id: Id3480e5cfc0ec90674def7ef0919e0b7ac5b19b3 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/52672 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Felix Singer <felixsinger@posteo.net>
Diffstat (limited to 'src/southbridge/intel/i82801jx/sata.c')
-rw-r--r--src/southbridge/intel/i82801jx/sata.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/src/southbridge/intel/i82801jx/sata.c b/src/southbridge/intel/i82801jx/sata.c
index 4d83388d43..c21c115ad2 100644
--- a/src/southbridge/intel/i82801jx/sata.c
+++ b/src/southbridge/intel/i82801jx/sata.c
@@ -139,7 +139,7 @@ static void sata_init(struct device *const dev)
}
/* Default to AHCI */
- u8 sata_mode = get_int_option("sata_mode", 0);
+ u8 sata_mode = get_uint_option("sata_mode", 0);
/*
* TODO: In contrast to ICH7 and PCH code we don't set
@@ -205,7 +205,7 @@ static void sata_enable(struct device *dev)
return;
/* Default to AHCI */
- u8 sata_mode = get_int_option("sata_mode", 0);
+ u8 sata_mode = get_uint_option("sata_mode", 0);
/*
* Set SATA controller mode early so the resource allocator can