aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/lpc.c
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2020-07-21 14:53:37 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-07-26 21:15:03 +0000
commit604295e508208dc7ea11a4ded1b7e66954b25594 (patch)
tree3882f62d76cf39dc13a018a7306098fe36841997 /src/southbridge/intel/i82801jx/lpc.c
parentf04b2627105cb01bc480325498b265a3208df6f4 (diff)
smbios: Add Type19
Implement type 19 by accumulating the DRAM dimm size found in cbmem's CBMEM_ID_MEMINFO structure. This seems common on x86 where the address space always starts at 0. At least EDK2 uses this table in the UI and shows 0 MB DRAM if not present. Change-Id: Idee8b8cd0b155e14d62d4c12893ff01878ef3f1c Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/43672 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Christian Walter <christian.walter@9elements.com>
Diffstat (limited to 'src/southbridge/intel/i82801jx/lpc.c')
0 files changed, 0 insertions, 0 deletions