summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801jx/fadt.c
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2023-10-01 21:25:04 +0200
committerFelix Held <felix-coreboot@felixheld.de>2023-10-12 12:36:33 +0000
commit359d8a63fcb752d212a10b97b7d312aacc1be469 (patch)
treeea1ebd1a58b59477a422c04fdb456d99479479c0 /src/southbridge/intel/i82801jx/fadt.c
parentd31e972a5f3ee0d281d7335613b0f26e8592f927 (diff)
sb/intel/bd82x6x: Improve SLCAP
- Use pci_find_capability() and defines from pci_def.h - Set the 'Hotplug Capable' bit and 'Hot Plug Surprise' bit in SLCAP for hotplugable PCIe slots. - Assign unique slot number and set power limit for PCIe root ports that have a slot connected. For integrated devices clear slot number and power limit. Test: System still boots and all PCIe devices are working. Change-Id: I03aeb0a1ff0041901acc20fe700d3f7995d22366 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/78228 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/southbridge/intel/i82801jx/fadt.c')
0 files changed, 0 insertions, 0 deletions