summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2021-02-07 20:54:53 +0100
committerPatrick Georgi <pgeorgi@google.com>2021-02-09 07:48:24 +0000
commitdc41371ce63fb60e29fc75a89a796134a125dee2 (patch)
tree79893175b1e4b23de7303c0ccd2cd8f18350e9cb /src/southbridge/intel/i82801ix
parentb08543a6400db38516c2b424f4838c4cd6b70ca0 (diff)
sb/intel/i82801{dx,ix,jx}/lpc.c: Fix typo in comment
Change-Id: Id7110bb2229e7c8f5f49aae40cfdf50719d0fa25 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50371 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge/intel/i82801ix')
-rw-r--r--src/southbridge/intel/i82801ix/lpc.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801ix/lpc.c b/src/southbridge/intel/i82801ix/lpc.c
index b84b458027..ed1ced6cf0 100644
--- a/src/southbridge/intel/i82801ix/lpc.c
+++ b/src/southbridge/intel/i82801ix/lpc.c
@@ -188,7 +188,7 @@ static void i82801ix_power_options(struct device *dev)
}
reg8 |= (3 << 4); /* avoid #S4 assertions */
- reg8 &= ~(1 << 3); /* minimum asssertion is 1 to 2 RTCCLK */
+ reg8 &= ~(1 << 3); /* minimum assertion is 1 to 2 RTCCLK */
pci_write_config8(dev, D31F0_GEN_PMCON_3, reg8);
printk(BIOS_INFO, "Set power %s after power failure.\n", state);