aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix
diff options
context:
space:
mode:
authorAngel Pons <th3fanbus@gmail.com>2020-06-21 15:16:58 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-06-25 12:52:24 +0000
commitd95dba0ce34df0a0b61e70fa89470ab113e2e918 (patch)
tree8fbbb3907ed69778c33eeefa4946a6b20e69afb7 /src/southbridge/intel/i82801ix
parent3105136660c67f3fe416dcd375fc329d72d65653 (diff)
sb/intel/i82801ix/Kconfig: Sort options alphabetically
Tested with BUILD_TIMELESS=1, Roda RK9 remains identical. Change-Id: I6f49af457f104dbf73e156f46ce09103ca9dccdb Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/42647 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82801ix')
-rw-r--r--src/southbridge/intel/i82801ix/Kconfig32
1 files changed, 16 insertions, 16 deletions
diff --git a/src/southbridge/intel/i82801ix/Kconfig b/src/southbridge/intel/i82801ix/Kconfig
index 9e71ff535a..bd2cd0f4cb 100644
--- a/src/southbridge/intel/i82801ix/Kconfig
+++ b/src/southbridge/intel/i82801ix/Kconfig
@@ -2,23 +2,23 @@
config SOUTHBRIDGE_INTEL_I82801IX
bool
- select SOUTHBRIDGE_INTEL_COMMON_SMBUS
- select SOUTHBRIDGE_INTEL_COMMON_SPI_ICH9 if !BOARD_EMULATION_QEMU_X86_Q35
- select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
- select SOUTHBRIDGE_INTEL_COMMON_PMBASE
- select SOUTHBRIDGE_INTEL_COMMON_RTC
- select SOUTHBRIDGE_INTEL_COMMON_RESET
- select IOAPIC
- select USE_WATCHDOG_ON_BOOT
+ select ACPI_INTEL_HARDWARE_SLEEP_VALUES
select HAVE_SMI_HANDLER
select HAVE_USBDEBUG_OPTIONS
+ select INTEL_DESCRIPTOR_MODE_CAPABLE
+ select IOAPIC
select SOUTHBRIDGE_INTEL_COMMON_GPIO
- select SOUTHBRIDGE_INTEL_COMMON_SMM
+ select SOUTHBRIDGE_INTEL_COMMON_PMBASE
select SOUTHBRIDGE_INTEL_COMMON_PMCLIB
- select INTEL_DESCRIPTOR_MODE_CAPABLE
- select ACPI_INTEL_HARDWARE_SLEEP_VALUES
- select SOUTHBRIDGE_INTEL_COMMON_WATCHDOG
+ select SOUTHBRIDGE_INTEL_COMMON_RCBA_PIRQ
+ select SOUTHBRIDGE_INTEL_COMMON_RESET
+ select SOUTHBRIDGE_INTEL_COMMON_RTC
+ select SOUTHBRIDGE_INTEL_COMMON_SMBUS
+ select SOUTHBRIDGE_INTEL_COMMON_SMM
+ select SOUTHBRIDGE_INTEL_COMMON_SPI_ICH9 if !BOARD_EMULATION_QEMU_X86_Q35
select SOUTHBRIDGE_INTEL_COMMON_USB_DEBUG
+ select SOUTHBRIDGE_INTEL_COMMON_WATCHDOG
+ select USE_WATCHDOG_ON_BOOT
if SOUTHBRIDGE_INTEL_I82801IX
@@ -26,13 +26,13 @@ config EHCI_BAR
hex
default 0xfef00000
+config HPET_MIN_TICKS
+ hex
+ default 0x80
+
## Some enterprise variants may require an IFD
config INTEL_DESCRIPTOR_MODE_REQUIRED
bool
default n
-config HPET_MIN_TICKS
- hex
- default 0x80
-
endif