summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/pcie.c
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2020-04-28 09:58:21 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-05-01 06:20:53 +0000
commit8b6dfdeb203c5e10c804398b822f85df2b4b6d26 (patch)
treee9d67db357a2c50b7fa7633d2847afb20e4591c5 /src/southbridge/intel/i82801ix/pcie.c
parent7b2646536a773f181f766fe755403a242e9f3e8e (diff)
sb/intel/ibexpeak: Fix 16-bit read/write PCI_COMMAND register
Change-Id: I212ef304a03d068232f50a71c318e2b468336339 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/40791 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/i82801ix/pcie.c')
0 files changed, 0 insertions, 0 deletions