summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/lpc.c
diff options
context:
space:
mode:
authorMaulik V Vaghela <maulik.v.vaghela@intel.com>2018-12-26 17:26:47 +0530
committerSubrata Banik <subrata.banik@intel.com>2019-01-01 13:30:16 +0000
commit126c27da064ec5e8d141a9b637ba8ed9c59a5b29 (patch)
treef1e1f79ba7eaf0e5d16e938ff2a8703c63c1bc3b /src/southbridge/intel/i82801ix/lpc.c
parenta9fadb007ddafd7196f9916439674b63d06e7573 (diff)
mb/google/hatch: Enable CNVi Wifi for hatch
This patch enables CNVi wifi for hatch 1. Enable CNVi device in device tree 2. Configure GPIO pad config for CNVi BUG=b:120914069 BRANCH=none TEST=check if code compiles correctly and verify GPIO configuration with schematics Change-Id: I0c5542737d3a629b6a40116b4aa8ab6cbdd6a4dc Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-on: https://review.coreboot.org/c/30436 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Rizwan Qureshi <rizwan.qureshi@intel.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/i82801ix/lpc.c')
0 files changed, 0 insertions, 0 deletions