summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801ix/include
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2021-01-27 20:25:51 +0200
committerPatrick Georgi <pgeorgi@google.com>2021-02-01 08:54:31 +0000
commit0b7446a2694ef8ad8c480602a7aee9ad90810ac7 (patch)
tree8a3b558010219a6f6844dcb652d581f26f2bae4e /src/southbridge/intel/i82801ix/include
parentda321d883468f1306dc6105d3d924b12cb43fa06 (diff)
sb/intel/i82801gx,ix: Drop MPEN from GNVS
It's a static value that is neither referenced from SMI handler nor needs to be updated on S3 resume path. Change-Id: I3928e5973fe65d9a4fe7975e5d5584efe6e5f2f8 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/50120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/southbridge/intel/i82801ix/include')
-rw-r--r--src/southbridge/intel/i82801ix/include/soc/nvs.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/southbridge/intel/i82801ix/include/soc/nvs.h b/src/southbridge/intel/i82801ix/include/soc/nvs.h
index 4fa56763bc..2d4980bec3 100644
--- a/src/southbridge/intel/i82801ix/include/soc/nvs.h
+++ b/src/southbridge/intel/i82801ix/include/soc/nvs.h
@@ -41,7 +41,7 @@ struct __packed global_nvs {
u8 rsvd3[3];
/* Processor Identification */
u8 unused_was_apic; /* 0x28 - APIC enabled */
- u8 mpen; /* 0x29 - MP capable/enabled */
+ u8 unused_was_mpen; /* 0x29 - MP capable/enabled */
u8 pcp0; /* 0x2a - PDC CPU/CORE 0 */
u8 pcp1; /* 0x2b - PDC CPU/CORE 1 */
u8 ppcm; /* 0x2c - Max. PPC state */