summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx
diff options
context:
space:
mode:
authorAaron Durbin <adurbin@chromium.org>2016-11-29 15:52:08 -0600
committerAaron Durbin <adurbin@chromium.org>2016-12-01 08:17:19 +0100
commitd008413a3c46d4346f3cc398bbfd60b875ff3084 (patch)
tree64efd8619f78e914cdbe6ed4c4d6f8f44d5dd803 /src/southbridge/intel/i82801gx
parentafe8aeed81003e941d91e8733ea7459a58d1a4d7 (diff)
arch/x86: cache postcar in stage cache
Stash and reload postcar stage in the stage cache for increased S3 resume speed. It's impact is small (2 ms or so), but there's no need to go to the boot media on resume to reload something that was already loaded. This aligns with the same paths we take on ramstage as well. Change-Id: I4313794826120853163c7366e81346858747ed0a Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/17649 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/southbridge/intel/i82801gx')
0 files changed, 0 insertions, 0 deletions