aboutsummaryrefslogtreecommitdiff
path: root/src/southbridge/intel/i82801gx/early_init.c
diff options
context:
space:
mode:
authorPeichao Wang <peichao.wang@bitland.corp-partner.google.com>2019-11-12 08:36:53 +0800
committerPatrick Georgi <pgeorgi@google.com>2019-11-13 09:13:25 +0000
commit0d92271d2cfcb98712b9e0a0c7c295bbe929b4ab (patch)
treef6f23c22ca292b097680a29dad4ab43fa6361376 /src/southbridge/intel/i82801gx/early_init.c
parentead8a07cee63277da683e42ca820e1e853a3de17 (diff)
spi: Add Winbond W25Q128JW_DTR SPI ROM support
BUG=b:144297264 TEST=Boot with W25Q128JW_DTR and check MRC data save/restore works. Signed-off-by: Peichao Wang <peichao.wang@bitland.corp-partner.google.com> Change-Id: Ica6344556e5de94555b95dd7c6df5600614811e2 Reviewed-on: https://review.coreboot.org/c/coreboot/+/36762 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Edward O'Callaghan <quasisec@chromium.org>
Diffstat (limited to 'src/southbridge/intel/i82801gx/early_init.c')
0 files changed, 0 insertions, 0 deletions