summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley
diff options
context:
space:
mode:
authorArthur Heymans <arthur@aheymans.xyz>2017-08-04 14:39:26 +0200
committerArthur Heymans <arthur@aheymans.xyz>2017-08-07 06:59:09 +0000
commitd4ce1ded0174c2f2866e57023a68c6854f78e8a1 (patch)
tree26e409ef6d89c429211a94fbd7346d1de7a271b7 /src/southbridge/intel/fsp_rangeley
parentad29ec351e52b9d326d50c558c3af4b54a2e61d4 (diff)
sb/intel/i82801jx: Add romstage smbus and i2c block operations
Change-Id: I76bf1ed392d3d18059792106fc482d2259a3f084 Signed-off-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-on: https://review.coreboot.org/20880 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley')
0 files changed, 0 insertions, 0 deletions