summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley
diff options
context:
space:
mode:
authorDennis Wassenberg <dennis.wassenberg@secunet.com>2015-09-10 12:03:45 +0200
committerNico Huber <nico.h@gmx.de>2016-12-08 01:35:22 +0100
commit0c04720cb764bc21e15f85bc4e0ae3310f933ae3 (patch)
treed8c75c4bdc30109a3ef203a33978858dc54a4043 /src/southbridge/intel/fsp_rangeley
parentf8960a6149578172d37c3223e5309da2d14f3da6 (diff)
sb/intel/bd82x6x: Add TCO_Lock in finalize step
CHIPSEC found that the TCO_Lock was not set. This is used to prevent changing the TCO_EN bit. Change-Id: I42364dbef2511e656662566cf94591e76c6847ed Signed-off-by: Dennis Wassenberg <dennis.wassenberg@secunet.com> Reviewed-on: https://review.coreboot.org/17351 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Rudolph <siro@das-labor.org> Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley')
0 files changed, 0 insertions, 0 deletions