summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/fsp_rangeley
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-12-12 15:11:01 +0100
committerPatrick Georgi <pgeorgi@google.com>2018-12-19 05:23:03 +0000
commit19ea62e19dabdaef4032ab40e7ff9b2ac79d9b81 (patch)
tree0b648ef8b0eb30211a2859af3b5b1c26f5b4de9c /src/southbridge/intel/fsp_rangeley
parent17115156b04d75325ffb0f4818fcd31cecc8eb9b (diff)
southbridge: Remove useless include <device/pci_ids.h>
Change-Id: Ia640131479d4221ccd84613033f28de3932b8bff Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/30120 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
Diffstat (limited to 'src/southbridge/intel/fsp_rangeley')
-rw-r--r--src/southbridge/intel/fsp_rangeley/early_smbus.c1
-rw-r--r--src/southbridge/intel/fsp_rangeley/early_spi.c1
-rw-r--r--src/southbridge/intel/fsp_rangeley/early_usb.c1
3 files changed, 0 insertions, 3 deletions
diff --git a/src/southbridge/intel/fsp_rangeley/early_smbus.c b/src/southbridge/intel/fsp_rangeley/early_smbus.c
index 84b750e228..9b47837dd1 100644
--- a/src/southbridge/intel/fsp_rangeley/early_smbus.c
+++ b/src/southbridge/intel/fsp_rangeley/early_smbus.c
@@ -16,7 +16,6 @@
#include <arch/io.h>
#include <console/console.h>
-#include <device/pci_ids.h>
#include <device/pci_def.h>
#include <southbridge/intel/common/smbus.h>
#include "soc.h"
diff --git a/src/southbridge/intel/fsp_rangeley/early_spi.c b/src/southbridge/intel/fsp_rangeley/early_spi.c
index dbf6003005..3c4f2d7ee5 100644
--- a/src/southbridge/intel/fsp_rangeley/early_spi.c
+++ b/src/southbridge/intel/fsp_rangeley/early_spi.c
@@ -16,7 +16,6 @@
#include <arch/io.h>
#include <console/console.h>
-#include <device/pci_ids.h>
#include <device/pci_def.h>
#include <delay.h>
#include "soc.h"
diff --git a/src/southbridge/intel/fsp_rangeley/early_usb.c b/src/southbridge/intel/fsp_rangeley/early_usb.c
index 3bb8dab405..0bcd09d65d 100644
--- a/src/southbridge/intel/fsp_rangeley/early_usb.c
+++ b/src/southbridge/intel/fsp_rangeley/early_usb.c
@@ -15,7 +15,6 @@
*/
#include <arch/io.h>
-#include <device/pci_ids.h>
#include <device/pci_def.h>
#include "soc.h"